A second order switched capacitor sigma-delta modulator operating at a supply voltage of 1V is presented. The design relies on the elimination of critical switches by using a modified switched op-amp for the integrator and novel switched half-supply and reference voltage generators. The design has been carried out in a fully differential configuration in order to minimize errors arising from charge injection and clock-feedthrough effects. The converter has been implemented using a conventional 0.8 pm double-poly double-metal CMOS process and test results, showing more than 9 bits of resolution with oversampling ratio of 64, are presented.
INTRODUCTION
Oversampling sigma-delta modulators are an ideal choice for low cost CMOS analog-to-digital interfaces, since low precision analog building blocks can be used while still maintaining high resolution via the use of digital post-processing. Sigma-delta modulators are used for audio processing, medical and instrumentation applications [l] . It is desirable to use a low supply voltage in order to reduce the battery size and weight in portable equipment. Another important driving force towards low voltage operation is the reduced gate oxide breakdown voltage due to reduced line widths in today's sub-micron technologies [2] . This paper proposes a 1V sigma-delta modulator based on a modified switched op-amp [3] and novel switched reference generators. A major problem encountered in switched capacitor circuits operating at a supply voltage less than twice the threshold voltage, is the proper operation of transistor switches. The present design solves this problem by ensuring that transistor switches have one terminal connected either to Vdd potential (p-MOS transistors) or to ground (n-MOS transistors), thereby eliminating transistor switches in signal paths.
IMPLEMENTATION

System Overview
The sigma-delta modulator has been implemented using the Boser-Wooley [4] architecture with two summing integrators having a gain factor of 0.5. A block diagram of the system is shown in Fig. 1 . The comparator and the op-amps used for the integrators have an n-MOS differential input pair and therefore their common mode input voltage was set to Vdd in order to provide sufficient gate overdrive. Capacitors C1-C10 provide the necessary level shift from Vdd/2 to Vdd, while Cll-C14 are the integration capacitors.
All switches shown in the diagram are connected either to Vdd or to op-amp virtual point which is also at Vdd potential. Therefore these switches can be easily implemented using p-channel transistors. The circuit is driven by a 2-phase clock generator which provides the non-overlapping clock phases K1, K2 together with their complements nK1 and nK2.
During phase K1 the following operations take place: (i) capacitors C1 and C2 are precharged with the input voltage, while C7 and C8 are precharged with the reference voltage generated by the switched DAC of the first integrator; (ii) voltage generators VddRGen in the first integrator are de-activated, while Vdd2Gen in the second integrator is activated; (iii) the common-mode feedback circuitry of OP1 is refreshed: this process forces the outputs of the op-amp to Vdd2 ; (iv) in the second stage the integration phase is performed while the switched DAC is de-activated; (v) the output of the comparator is not valid.
At the end of phase K1, the inputs of the comparator are valid and comparison takes place on the rising edge of nK1. Correct operation is guaranteed by providing the necessary setup and hold times with appropriate delays.
During phase K2, the following operations take place: (i) voltage generators Vdd/2Gen in the first integrator are activated, while Vdd2Gen in the second integrator is deactivated; (ii) the switched DAC of the first integrator is deactivated while the switched DAC of the second integrator is activated: resistors R I and R2 are used to limit the loading effect of the voltage generator Vddl2Gen by the input voltage source; (iii) the integration phase of the first stage is performed; (iv) capacitors C3 and C4 are pre-charged with the output of the first integrator; (v) capacitors C9 and C10 are pre-charged with the reference voltage; (vi) the common-mode feedback circuitry of OP2 is refreshed: this process forces the outputs of the op-amp to VddR (vii) capacitors C5 and C6 are precharged with a level shift of Vdd/2; (viii) the output of the comparator remains valid.
At the end of K2, the output of the comparator is latched using the D-bistables DF1 and DF2: these bistables are used in order to maintain the output valid during phase K1, while providing the necessary delay in the feedback loop for the first integrator.
During the start of each integration phase, voltage spikes exceeding the supply voltage can occur at the input nodes of the op-amps: this causes bulk leakage currents through the switching transistors, which can severely limit the accuracy. Capacitors C15 and C16 limit the value of these spikes, without affecting the final integration result.
Switched Op-amp
A modified switched op-amp [3] is used to implement the integrators. The op-amp is based on a differential pair MO-MI followed by a folded cascode stage M3, M4, M7-MlO as shown in Fig. 2 . Capacitors Ccl, Ccz and CFprovide common-mode feedback; Ccl and Ccz also provide frequency compensation. The common mode feedback circuit transistor switches MI 1, MI2 are also here outside the signal path.
The op-amp operates in two phases: active mode KA (integration phase) and non-active mode KC (common-mode feedback refresh mode with output set to During the non-active mode KC, the following operations take place: (i) transistors M3/M4 and M7/M8 are switched off, thus turning the output stage off, (ii) Vdd/2Gen is activated, thus forcing the output to V d 2 ; vdd2).
(iii) capacitors Ccl and Ccz are pre-charged with a value of v,,/2; (iv) capacitor Cp is precharged with Vdd which is the nominal VGS voltage for the tail current source transistor M2.
During the active mode KA, the following operations take place: (i) transistors M3/M4 and M 7 M 8 are switched back to their normal operation, so that the cascode stage is now active; (ii) Vdd/2Gen is switched off; (iii) common mode feedback is provided by Ccl, Ccz and CF: this arrangement will keep VGS equal to Vdd for M2 if the common-mode output voltage is exactly at Vdd/2. An increase in the output common mode voltage will cause an increase in VcS of M2, thus increasing the current through MO and M1, forcing the output common mode voltage to return back to approximately Vdd/2. This common-mode feedback arrangement allows fast settling of the common mode output voltage to be achieved in a single clock phase. Switching off of the input stage of the op-amp has been avoided in this design in order to achieve a reduced turn-on time; the turn-on time is further reduced by the fact that the compensation capacitors are already precharged to Vdd/2 at the start of the active mode.
Switched DAC and Vdd2 Generator
The reference generator is based on a resistive network together with the necessary switches as shown in Fig. 3 . Transistors M1, M2, M3, M4 are used to switch off the reference generator and set the output nodes Vref + and Vref -to high impedance mode. Transistors M5, M6, M7 and M8, which are controlled by the digital feedback signals (Q, nQ) are used to generate +V,f : when M6 and M7 are switched on, +Vref is generated at the output, while when M5 and M8 are switched on, -V,,f is generated. The value of the differential V,f voltage is given by:
The resistor Re,, is an external resistor, which permits the value of Vref to be adjusted. The inverter delay between the gate signals of MI (M2) and M3 (M4) causes a glitch (with value equal to Vdd or 0) to occur at the output nodes V E r , VE,+. The amplitude of this glitch is reduced by the addition of capacitors C1 and C2. The effect of these glitches can be further reduced by introducing appropriate delays in the clocking signals.
The Vdd12 generator is based on the same circuit shown in Fig. 3 with M5-M8 and %, , omitted.
Comparator
The comparator uses an n-channel differential pair followed by a regenerative latch circuit as shown in Fig. 4 . Transistors M1 and M2 are the input pair while M3 and M4 constitute an active load. Transistors M6 and M7 provide the tail current of the input pair while establishing the common mode voltage at the drain nodes of M1 and M2. Additional gain is provided by M12 and M13, which drive the positive feedback latch formed by M9 and M10. The latch can be reset via transistors M8 and M11 by driving the COMP signal low: comparison takes place on the rising edge of the C O W signal. The output of the latch drives an inverter stage, which generates the required digital signal (0, Vdd).
EXPERIMENTAL RESULTS
A prototype of the proposed second-order sigma delta modulator has been fabricated in a conventional 0.8 pm double-poly, double-metal CMOS process. Fig. 5 shows a micrograph of the test chip.
The measured noise power spectral density obtained by Fast Fourier Transform of the sigma-delta modulator output bitstream is shown in Fig. 6 . The noise-shaping obtained corresponds to the theory, but a -80 dB whitenoise floor appears at low-frequencies. This noise contribution, mainly due to the thermal-noise of switches and operational amplifiers, is acceptable when considering the low power supply voltage used (1 V). Fig. 7 shows the signal-to-noise ratio (SNR) of the modulator as a function of the baseband limit. The second-order noise shaping function I produces the expected 15 dB/octave slope in the S N R curve. Although at low frequency the thermal noise limits the slope to 3 dB/octave, an oversampling ratio of 64 still ensures a SNR of about 56 dB, corresponding to more than 9 bits of resolution.
CONCLUSION
A second order sigma-delta modulator operating at 1V supply has been presented. Reliable operation of the transistor switches at this supply voltage has been ensured by avoiding switches in the signal path. This has been achieved using a modified switched op-amp integrator, switched half-supply generator and switched DAC. Testing of the fabricated prototype at 1V shows the expected second order noise-shaping behaviour, and with an oversampling ratio of 64 more than 9 bits of resolution are obtained. . Signal-to-noise ratio (SNR) of the proposed sigma-delta modulator as a function OC the baseband limit.
